

FIG. 1

FIG. 2 is a block diagram of a system architecture. The system includes a Host CPU 102, Main Memory 106, Graphics Accelerator/System 112, and Display Device 84. The Host CPU 102 and Main Memory 106 are connected to a system bus 104. The Graphics Accelerator/System 112 is connected to the system bus 104 and the Display Device 84.




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6




Fig. 7




FIG. 8

Portion of
Render Pipeline
166




FIG. 9




FIG. 10